TDA7439

## THREE BANDS DIGITALLY CONTROLLED AUDIO PROCESSOR

## 1 FEATURES

- INPUT MULTIPLEXER
- 4 STEREO INPUTS
- SELECTABLE INPUT GAIN FOR OPTIMAL ADAPTATION TO DIFFERENT SOURCES
- ONE STEREO OUTPUT
- TREBLE, MIDDLE AND BASS CONTROL IN 2.0dB STEPS
- VOLUME CONTROL IN 1.0dB STEPS
- TWO SPEAKER ATTENUATORS:
- TWO INDEPENDENT SPEAKER CONTROL IN 1.0dB STEPS FOR BALANCE FACILITY
- INDEPENDENT MUTE FUNCTION
- ALL FUNCTION ARE PROGRAMMABLE VIA SERIAL BUS


## 2 DESCRIPTION

The TDA7439 is a volume tone (bass, middle and treble) balance (Left/Right) processor for quality

Figure 1. Package


Table 1. Order Codes

| Part Number | Package |
| :---: | :---: |
| TDA7439 | SDIP30 |

audio applications in car-radio and Hi-Fi systems.
Selectable input gain is provided. Control of all the functions is accomplished by serial bus.
The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers.
Thanks to the used BIPOLAR/CMOS Technology, Low Distortion, Low Noise and DC stepping are obtained

Figure 2. Block Diagram


Figure 3. PIN CONNECTION


Table 2. Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Operating Supply Voltage | 10.5 | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Operating Ambient Temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

## Table 3. Thermal Data

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $R_{\text {th j-pin }}$ | Thermal Resistance Junction-pins | 85 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Table 4. QUICK REFERENCE DATA

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Supply Voltage | 6 | 9 | 10.2 | V |
| $\mathrm{~V}_{\mathrm{CL}}$ | Max. input signal handling | 2 |  |  | Vrms |
| THD | Total Harmonic Distortion $\mathrm{V}=1 \mathrm{Vrms} \mathrm{f} \mathrm{=1KHz}$ |  | 0.01 | 0.1 | $\%$ |
| $\mathrm{~S} / \mathrm{N}$ | Signal to Noise Ratio $\mathrm{V}_{\text {out }}=1 \mathrm{Vrms} \mathrm{(mode} \mathrm{=} \mathrm{OFF)}$ |  | 106 |  | dB |
| $\mathrm{~S}_{\mathrm{C}}$ | Channel Separation $\mathrm{f}=1 \mathrm{KHz}$ |  | 90 |  | dB |
|  | Input Gain in (2dB step) | 0 |  | 30 | dB |
|  | Volume Control (1dB step) | -47 |  | 0 | dB |
|  | Treble Control (2dB step) | -14 |  | +14 | dB |
|  | Middle Control (2dB step) | -14 |  | +14 | dB |
|  | Bass Control (2dB step) | -14 |  | +14 | dB |
|  | Balance Control 1dB step | -79 |  | 0 | dB |
|  | Mute Attenuation |  | 100 | dB |  |

Table 5. Electrical Characteristcs (refer to the test circuit $T_{a m b}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=9 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{G}}=600 \Omega$, all controls flat ( $\mathrm{G}=0 \mathrm{~dB}$ ), unless otherwise specified)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY |  |  |  |  |  |  |
| Vs | Supply Voltage |  | 6 | 9 | 10.2 | V |
| Is | Supply Current |  | 4 | 7 | 10 | mA |
| SVR | Ripple Rejection |  | 60 | 90 |  | dB |
| INPUT STAGE |  |  |  |  |  |  |
| RIN | Input Resistance |  | 70 | 100 | 130 | $\mathrm{K} \Omega$ |
| $\mathrm{V}_{\text {CL }}$ | Clipping Level | THD $=0.3 \%$ | 2 | 2.5 |  | Vrms |
| SIN | Input Separation | The selected input is grounded through a $2.2 \mu$ capacitor | 80 | 100 |  | dB |
| Ginmin | Minimum Input Gain |  | -1 | 0 | 1 | dB |
| Ginman | Maximum Input Gain |  | 29 | 30 | 31 | dB |
| Gstep | Step Resolution |  | 1.5 | 2 | 2.5 | dB |
| VOLUME CONTROL |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{i}}$ | Input Resistance |  | 20 | 33 | 50 | $\mathrm{K} \Omega$ |
| $\mathrm{Cr}_{\text {Range }}$ | Control Range |  | 45 | 47 | 49 | dB |
| Avmax | Max. Attenuation |  | 45 | 47 | 49 | dB |
| $A_{\text {Step }}$ | Step Resolution |  | 0.5 | 1 | 1.5 | dB |
| $\mathrm{E}_{\mathrm{A}}$ | Attenuation Set Error | $\mathrm{A}_{\mathrm{V}}=0$ to -24 dB | -1.0 | 0 | 1.0 | dB |
|  |  | $A_{V}=-24$ to -47 dB | -1.5 | 0 | 1.5 | dB |
| ET | Tracking Error | $A_{V}=0$ to -24dB |  | 0 | 1 | dB |
|  |  | $\mathrm{A}_{\mathrm{V}}=-24$ to -47 dB |  | 0 | 2 | dB |
| $\mathrm{V}_{D C}$ | DC Step | adjacent attenuation steps from OdB to Av max |  | $\begin{gathered} 0 \\ 0.5 \end{gathered}$ | 3 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Amute | Mute Attenuation |  | 80 | 100 |  | dB |

## BASS CONTROL (1)

| Gb | Control Range | Max. Boost/cut | $\pm 12.0$ | $\pm 14.0$ | $\pm 16.0$ | dB |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| BSTEP | Step Resolution |  | 1 | 2 | 3 | dB |
| $\mathrm{R}_{\mathrm{B}}$ | Internal Feedback Resistance |  | 33 | 44 | 55 | $\mathrm{~K} \Omega$ |

TREBLE CONTROL (1)

| Gt | Control Range | Max. Boost/cut | $\pm 13.0$ | $\pm 14.0$ | $\pm 15.0$ | dB |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~T}_{\text {STEP }}$ | Step Resolution |  | 1 | 2 | 3 | dB |

MIDDLE CONTROL (1)

| Gm | Control Range | Max. Boost/cut | $\pm 12.0$ | $\pm 14.0$ | $\pm 16.0$ | dB |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{M}_{\text {STEP }}$ | Step Resolution |  | 1 | 2 | 3 | dB |
| $\mathrm{R}_{\mathrm{M}}$ | Internal Feedback Resistance |  | 18.75 | 25 | 31.25 | $\mathrm{~K} \Omega$ |

Table 5. Electrical Characteristcs (continued)

| SPEAKER ATTENUATORS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crange | Control Range |  | 70 | 76 | 82 | dB |
| Sstep | Step Resolution |  | 0.5 | 1 | 1.5 | dB |
| ${ }^{\text {E }}$ A | Attenuation Set Error | $A_{V}=0$ to -20dB | -1.5 | 0 | 1.5 | dB |
|  |  | AV $=-20$ to -56 dB | -2 | 0 | 2 | dB |
| $V_{D C}$ | DC Step | adjacent attenuation steps |  | 0 | 3 | mV |
| A mute | Mute Attenuation |  | 80 | 100 |  | dB |

## AUDIO OUTPUTS

| $\mathrm{V}_{\text {CLIP }}$ | Clipping Level | $\mathrm{d}=0.3 \%$ | 2.1 | 2.6 |  | VRMS |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{L}}$ | Output Load Resistance |  | 2 |  |  | $\mathrm{~K} \Omega$ |
| RO | Output Impedance |  | 10 | 40 | 70 | $\Omega$ |
| $\mathrm{~V}_{\mathrm{DC}}$ | DC Voltage Level |  | 3.5 | 3.8 | 4.1 | V |

## GENERAL

| $\mathrm{E}_{\mathrm{NO}}$ | Output Noise | All gains $=0 \mathrm{~dB} ;$ <br> $\mathrm{BW}=20 \mathrm{~Hz}$ to 20 KHz flat |  | 5 | 15 | $\mu \mathrm{~V}$ |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{E}_{\mathrm{t}}$ | Total Tracking Error | $\mathrm{AV}=0$ to -24 dB |  | 0 | 1 | dB |
|  |  | $\mathrm{AV}=-24$ to -47 dB |  | 0 | 2 | dB |
| $\mathrm{~S} / \mathrm{N}$ | Signal to Noise Ratio | All gains $0 \mathrm{~dB} ; \mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{RMS}} ;$ | 95 | 106 |  | dB |
| $\mathrm{~S}_{\mathrm{C}}$ | Channel Separation Left/Right |  | 80 | 100 |  | dB |
| d | Distortion | $\mathrm{A}_{\mathrm{V}}=0 ; \mathrm{V}_{\mathrm{I}}=1 \mathrm{~V}_{\mathrm{RMS}} ;$ |  | 0.01 | 0.08 | $\%$ |

## BUS INPUT

| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  |  | 1 |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage |  | 3 |  |  |
| $\mathrm{I}_{\mathrm{N}}$ | Input Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | -5 | 0 | 5 |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage SDA Acknowledge | $\mathrm{I}_{\mathrm{O}}=1.6 \mathrm{~mA}$ | $\mu \mathrm{~A}$ |  |  |

Notes: 1. The device is functionally good at $\mathrm{Vs}=5 \mathrm{~V}$. a step down, on Vs , to 4 V does't reset the device.
2. BASS, MIDDLE and TREBLE response: The center frequency and the response quality can be chosen by the external circuitry.

Figure 4. TEST CIRCUIT


## 3 APPLICATION SUGGESTIONS

The first and the last stages are volume control blocks. The control range is 0 to -47 dB (mute) for the first one, 0 to -79 dB (mute) for the last one.
Both of them have 1 dB step resolution. The very high resolution allows the implementation of systems free from any noisy acoustical effect. The TDA7439 audioprocessor provides 3 bands tones control.

### 3.1 Bass, Middle Stages

The Bass and the middle cells have the same structure. The Bass cell has an internal resistor $\mathrm{Ri}=44 \mathrm{~K} \Omega$ typical.
The Middle cell has an internal resistor $\mathrm{Ri}=25 \mathrm{~K} \Omega$ typical.
Several filter types can be implemented, connecting external components to the Bass/Middle IN and OUT pins.

Figure 5.


The fig. 5 refers to basic T Type Bandpass Filter starting from the filter component values (R1 internal and R2,C1,C2 external) the centre frequency Fc, the gain Av at max. boost and the filter $Q$ factor are computed as follows:

$$
\begin{aligned}
& F_{C}=\frac{1}{2 \cdot \pi \cdot \sqrt{R 1 \cdot R_{2} \cdot C_{1} \cdot \mathrm{C}^{2}}} \\
& A_{V}=\frac{R 2 C 2+R 2 C 1+R i C 1}{R 2 C 1+R 2 C 2} \\
& Q=\frac{\sqrt{R 1 \cdot R 2 \cdot C_{1} \cdot C_{2}}}{R 2 C 1+R 2 C 2}
\end{aligned}
$$

Viceversa, once Fc, Av, and Ri internal value are fixed, the external components values will be:

$$
\begin{gathered}
\mathrm{C} 1=\frac{A_{V}-1}{2 \cdot \pi \cdot \mathrm{Fc} \cdot \mathrm{Ri} \cdot \mathrm{Q}} \quad \mathrm{C} 2=\frac{\mathrm{Q}^{2} \cdot \mathrm{C}_{1}}{\mathrm{~A}_{\mathrm{V}}-1-\mathrm{Q}^{2}} \\
\mathrm{R} 2=\frac{\mathrm{A}_{\mathrm{V}}-1-\mathrm{Q}^{2}}{2 \cdot \pi \cdot \mathrm{C} 1 \cdot \mathrm{Fc} \cdot\left(\mathrm{~A}_{\mathrm{V}}-1\right) \cdot \mathrm{Q}}
\end{gathered}
$$

### 3.2 Treble Stage

The treble stage is a high pass filter whose time constant is fixed by an internal resistor ( $25 \mathrm{~K} \Omega$ typical) and an external capacitor connected between treble pins and ground Typical responses are reported in Figg. 10 to 13.

### 3.3 CREF

The suggested $10 \mu \mathrm{~F}$ reference capacitor (CREF) value can be reduced to $4.7 \mu \mathrm{~F}$ if the application requires faster power ON.

Figure 6. THD vs. frequency


Figure 7. THD vs. RLOAD


Figure 8. Channel separation vs. frequency


Figure 9. Bass response


Figure 10. Treble response


Figure 11. Middle response


Figure 12. Typical tone response


## $4 \quad \mathrm{I}^{2} \mathrm{C}$ BUS INTERFACE

Data transmission from microprocessor to the TDA7439 and vice versa takes place through the 2 wires $\mathrm{I}_{2} \mathrm{C}$ BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

### 4.1 Data Validity

As shown in fig. 13, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

### 4.2 Start and Stop Conditions

As shown in fig. 14 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

### 4.3 Byte Format

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

### 4.4 Acknowledge

The master ( $\mu \mathrm{P}$ ) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 15). The peripheral (audio processor) that acknowledges has to pull-down (LOW) the SDA line during this clock pulse.
The audio processor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

### 4.5 Transmission without Acknowledge

Avoiding to detect the acknowledge of the audio processor, the mP can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.
This approach of course is less protected from misworking.
Figure 13. Data Validity on the $\mathrm{I}^{2} \mathrm{CBUS}$


Figure 14.
SCL

Figure 15.


## 5 SOFTWARE SPECIFICATION

### 5.1 Interface Protocol

The interface protocol comprises:

- A start condition (S)
- A chip address byte, containing the TDA7439 address
- A subaddress bytes
- A sequence of data ( N byte + acknowledge)
- A stop condition (P)

Figure 16.

| CHIP ADDRESS |  |  |  |  |  |  |  |  | SUBADDRESS |  |  |  |  |  | DATA 1 to DATA n |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  |  |  |  | LSB |  |  |  | MSB |  |  |  |  | LSB |  | MSB |  | LSB |  |
| S | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | ACK | X | X | X | B | DATA | ACK |  | DATA | ACK | P |
| D96AU420 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

ACK = Acknowledge
S = Start
P = Stop
A = Address
B = Auto Increment

## 6 EXAMPLES

### 6.1 No Incremental Bus

The TDA7439 receives a start condition, the correct chip address, a subaddress with the $B=0$ (no incremental bus), N -data (all these data concern the subaddress selected), a stop condition.

Figure 17.


### 6.2 Incremental Bus

The TDA7439 receive a start conditions, the correct chip address, a subaddress with the $B=1$ incremental bus): now it is in a loop condition with an autoincrease of the subaddress whereas SUBADDRESS from "XXX1000" to "XXX1111" of DATA are ignored.
The DATA 1 concern the subaddress sent, and the DATA 2 concern the subaddress sent plus one in the loop etc, and at the end it receivers the stop condition.

Figure 18.


Table 6. POWER ON RESET CONDITION

| INPUT SELECTION | IN2 |
| :---: | :---: |
| INPUT GAIN | 28 dB |
| VOLUME | MUTE |
| BASS | 0 dB |
| MIDDLE | 2 dB |
| TREBLE | 2 dB |
| SPEAKER | MUTE |

## 7 DATA BYTES

Address = 88 HEX (ADDR:OPEN).
Figure 19. FUNCTION SELECTION: First byte (subaddress)

| MSB LSB |  |  |  |  |  |  |  | SUBADDRESS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| X | X | X | B | 0 | 0 | 0 | 0 | INPUT SELECT |
| X | X | X | B | 0 | 0 | 0 | 1 | INPUT GAIN |
| X | X | X | B | 0 | 0 | 1 | 0 | VOLUME |
| X | X | X | B | 0 | 0 | 1 | 1 | BASS |
| X | X | X | B | 0 | 1 | 0 | 0 | MIDDLE |
| X | X | X | B | 0 | 1 | 0 | 1 | TREBLE |
| X | X | X | B | 0 | 1 | 1 | 0 | SPEAKER ATTENUATE "R" |
| X | X | X | B | 0 | 1 | 1 | 1 | SPEAKER ATTENUATE "L" |

B = 1: INCREMENTAL BUS ACTIVE
$B=0$ : NO INCREMENTAL BUS
X = DON'T CARE

Table 7. INPUT SELECTION

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | INPUT MULTIPLEXER |
| X | X | X | X | X | X | 0 | 0 |  |
| X | X | X | X | X | X | 0 | 1 | IN3 |
| X | X | X | X | X | X | 1 | 0 | IN2 |
| X | X | X | X | X | X | 1 | 1 | IN1 |

Table 8. INPUT GAIN SELECTION

| MSB LS |  |  |  |  |  |  |  | INPUT GAIN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 2dB STEPS |
|  |  |  |  | 0 | 0 | 0 | 0 | 0dB |
|  |  |  |  | 0 | 0 | 0 | 1 | 2 dB |
|  |  |  |  | 0 | 0 | 1 | 0 | 4 dB |
|  |  |  |  | 0 | 0 | 1 | 1 | 6 dB |
|  |  |  |  | 0 | 1 | 0 | 0 | 8 dB |
|  |  |  |  | 0 | 1 | 0 | 1 | 10dB |
|  |  |  |  | 0 | 1 | 1 | 0 | 12dB |
|  |  |  |  | 0 | 1 | 1 | 1 | 14 dB |
|  |  |  |  | 1 | 0 | 0 | 0 | 16dB |
|  |  |  |  | 1 | 0 | 0 | 1 | 18dB |
|  |  |  |  | 1 | 0 | 1 | 0 | 20 dB |
|  |  |  |  | 1 | 0 | 1 | 1 | 22 dB |
|  |  |  |  | 1 | 1 | 0 | 0 | 24 dB |
|  |  |  |  | 1 | 1 | 0 | 1 | 26dB |
|  |  |  |  | 1 | 1 | 1 | 0 | 28 dB |
|  |  |  |  | 1 | 1 | 1 | 1 | 30dB |

GAIN $=0$ to 30 dB

Table 9. VOLUME SELECTION

| MSB LS |  |  |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 1dB STEPS |
|  |  |  |  |  | 0 | 0 | 0 | OdB |
|  |  |  |  |  | 0 | 0 | 1 | -1dB |
|  |  |  |  |  | 0 | 1 | 0 | -2dB |
|  |  |  |  |  | 0 | 1 | 1 | -3dB |
|  |  |  |  |  | 1 | 0 | 0 | -4dB |
|  |  |  |  |  | 1 | 0 | 1 | -5dB |
|  |  |  |  |  | 1 | 1 | 0 | -6dB |
|  |  |  |  |  | 1 | 1 | 1 | -7dB |
|  | 0 | 0 | 0 | 0 |  |  |  | OdB |
|  | 0 | 0 | 0 | 1 |  |  |  | -8dB |
|  | 0 | 0 | 1 | 0 |  |  |  | -16dB |
|  | 0 | 0 | 1 | 1 |  |  |  | -24dB |
|  | 0 | 1 | 0 | 0 |  |  |  | -32dB |
|  | 0 | 1 | 0 | 1 |  |  |  | -40dB |
|  | X | 1 | 1 | 1 | X | X | X | MUTE |

VOLUME $=0$ to $47 \mathrm{~dB} / \mathrm{MUTE}$

Table 10. BASS SELECTION

| MSB |  |  |  |  |  |  | LSB | BASS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 2dB STEPS |
|  |  |  |  | 0 | 0 | 0 | 0 | -14dB |
|  |  |  |  | 0 | 0 | 0 | 1 | -12dB |
|  |  |  |  | 0 | 0 | 1 | 0 | -10dB |
|  |  |  |  | 0 | 0 | 1 | 1 | -8dB |
|  |  |  |  | 0 | 1 | 0 | 0 | -6dB |
|  |  |  |  | 0 | 1 | 0 | 1 | -4dB |
|  |  |  |  | 0 | 1 | 1 | 0 | -2dB |
|  |  |  |  | 0 | 1 | 1 | 1 | 0dB |
|  |  |  |  | 1 | 1 | 1 | 1 | 0dB |
|  |  |  |  | 1 | 1 | 1 | 0 | 2 dB |
|  |  |  |  | 1 | 1 | 0 | 1 | 4 dB |
|  |  |  |  | 1 | 1 | 0 | 0 | 6 dB |
|  |  |  |  | 1 | 0 | 1 | 1 | 8dB |
|  |  |  |  | 1 | 0 | 1 | 0 | 10 dB |
|  |  |  |  | 1 | 0 | 0 | 1 | 12 dB |
|  |  |  |  | 1 | 0 | 0 | 0 | 14 dB |

Table 11. MIDDLE SELECTION

| MSB | LSB |  |  |  |  |  |  | MIDDLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 2dB STEPS |
|  |  |  |  | 0 | 0 | 0 | 0 | -14 dB |
|  |  |  |  | 0 | 0 | 0 | 1 | -12 dB |
|  |  |  |  | 0 | 0 | 1 | 0 | -10 dB |
|  |  |  |  | 0 | 0 | 1 | 1 | -8 dB |
|  |  |  |  | 0 | 1 | 0 | 0 | -6 dB |
|  |  |  |  | 0 | 1 | 0 | 1 | -4 dB |
|  |  |  |  | 0 | 1 | 1 | 0 | -2 dB |
|  |  |  |  | 0 | 1 | 1 | 1 | 0dB |
|  |  |  |  | 1 | 1 | 1 | 1 | 0 dB |
|  |  |  |  | 1 | 1 | 1 | 0 | 2 dB |
|  |  |  |  | 1 | 1 | 0 | 1 | 4 dB |
|  |  |  |  | 1 | 0 | 1 | 1 | 6dB |
|  |  |  |  | 1 | 0 | 1 | 0 | 8dB |
|  |  |  |  | 1 | 0 | 0 | 1 | 10dB |
|  |  |  |  | 1 | 0 | 0 | 0 | 12 dB |
|  |  |  |  |  | 0 | 14 dB |  |  |

Table 12. TREBLE SELECTION

| MSB |  |  |  |  |  |  | LSB | TREBLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 2dB STEPS |
|  |  |  |  | 0 | 0 | 0 | 0 | -14dB |
|  |  |  |  | 0 | 0 | 0 | 1 | -12dB |
|  |  |  |  | 0 | 0 | 1 | 0 | -10dB |
|  |  |  |  | 0 | 0 | 1 | 1 | -8dB |
|  |  |  |  | 0 | 1 | 0 | 0 | -6dB |
|  |  |  |  | 0 | 1 | 0 | 1 | -4dB |
|  |  |  |  | 0 | 1 | 1 | 0 | -2dB |
|  |  |  |  | 0 | 1 | 1 | 1 | OdB |
|  |  |  |  | 1 | 1 | 1 | 1 | OdB |
|  |  |  |  | 1 | 1 | 1 | 0 | 2 dB |
|  |  |  |  | 1 | 1 | 0 | 1 | 4 dB |
|  |  |  |  | 1 | 1 | 0 | 0 | 6 dB |
|  |  |  |  | 1 | 0 | 1 | 1 | 8 dB |
|  |  |  |  | 1 | 0 | 1 | 0 | 10 dB |
|  |  |  |  | 1 | 0 | 0 | 1 | 12dB |
|  |  |  |  | 1 | 0 | 0 | 0 | 14 dB |

Table 13. SPEAKER ATTENUATE SELECTION


SPEAKER ATTENUATION = 0 to $-79 \mathrm{~dB} / \mathrm{MUTE}$

Figure 20. PINS: 2


Figure 21. PINS: 5, 6


Figure 22. PINS 7, 8, 9, 10, 11, 12, 13, 14


Figure 23. PINS 15, 17


Figure 24. PINS 16, 18


Figure 25. PINS 20, 25


Figure 26. PINS 19,26


Figure 27. PINS 21, 23


Figure 28. PINS 22, 24


Figure 29. PINS 27, 28


Figure 30. PIN 30


Figure 31. PIN 1


Figure 32. SDIP30 Mechanical Data \& Package Dimensions

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 5.08 |  |  | 0.20 |
| A1 | 0.51 |  |  | 0.020 |  |  |
| A2 | 3.05 | 3.81 | 4.57 | 0.12 | 0.15 | 0.18 |
| B | 0.36 | 0.46 | 0.56 | 0.014 | 0.018 | 0.022 |
| B1 | 0.76 | 0.99 | 1.40 | 0.030 | 0.039 | 0.055 |
| C | 0.20 | 0.25 | 0.36 | 0.008 | 0.01 | 0.014 |
| D | 27.43 | 27.94 | 28.45 | 1.08 | 1.10 | 1.12 |
| E | 10.16 | 10.41 | 11.05 | 0.400 | 0.410 | 0.435 |
| E1 | 8.38 | 8.64 | 9.40 | 0.330 | 0.340 | 0.370 |
| e |  | 1.778 |  |  | 0.070 |  |
| e1 |  | 10.16 |  |  | 0.400 |  |
| L | 2.54 | 3.30 | 3.81 | 0.10 | 0.13 | 0.15 |
| M | $0^{\circ}$ (min.), $15^{\circ}$ (max.) |  |  |  |  |  |
| S | 0.31 |  |  | 0.012 |  |  |


| OUTLINE AND |
| :---: |
| MECHANICAL DATA |


| SDIP30 (0.400") |
| :---: |


$\square \square \square \square \square \square \square \square \square \square \square \square \square \square \square$

Table 14. Revision History

| Date | Revision | Description of Changes |
| :---: | :---: | :--- |
| January 2004 | 9 | First Issue in EDOCS DMS |
| June 2004 | 10 | Changed the Style-sheet in compliance to the new "Corporate Technical <br> Pubblications Design Guide" |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
© 2004 STMicroelectronics - All rights reserved

## STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

## www.st.com

